All repositories Change the repository type filter All
Repositories list Simple Python client for the Peering-Manager API
• • 1• 0• 0• 0• Updated Mar 29, 2024 Mar 29, 2024 A libray for securely getting time at boot.
• BSD 3-Clause "New" or "Revised" License
• 0• 4• 4• 0• Updated Nov 5, 2023 Nov 5, 2023 A FPGA implementation of the NTP and NTS protocols
• • 16• 51• 0• 1• Updated May 31, 2023 May 31, 2023 Prometheus instrumentation library for Python applications
• • 792• 0• 0• 0• Updated Apr 18, 2023 Apr 18, 2023 golang CIDR block management utilities
• • 12• 3• 0• 1• Updated Mar 10, 2023 Mar 10, 2023 🖥️ A tiny, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
• BSD 3-Clause "New" or "Revised" License
• 208• 0• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 Nonce generator core written in Verilog
• BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 NTS core written in Verilog. This is just a core, see the FPGA_NTP_SERVER project for a complete implementation of the NTS protocol in a FPGA.
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 Key memory core written in Verilog. Used by the FPGA_NTP_SERVER project
• BSD 2-Clause "Simplified" License
• 0• 2• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 api_extension core written in Verilog. Used by the FPGA_NTP_SERVER project
• BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 Verilog I2C interface for FPGA implementation
• • 164• 0• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 Verilog Ethernet components for FPGA implementation
• • 633• 2• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 SIPHASH core written in Verilog
• BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 • BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 • BSD 3-Clause "New" or "Revised" License
• 0• 3• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 MD5 core written in Verilog
• BSD 2-Clause "Simplified" License
• 3• 6• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 CMAC core written in verilog
• BSD 2-Clause "Simplified" License
• 0• 2• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 AES-SIV core written in Verilog
• BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 • BSD 2-Clause "Simplified" License
• 0• 1• 0• 0• Updated Mar 2, 2023 Mar 2, 2023 • BSD 3-Clause "New" or "Revised" License
• 4• 24• 6• 5• Updated Jan 6, 2023 Jan 6, 2023 NTS proof of concept in Python
• • 8• 11• 0• 3• Updated Jan 1, 2023 Jan 1, 2023 Creation of tables for IDNA
• BSD 3-Clause "New" or "Revised" License
• 1• 0• 0• 0• Updated Oct 6, 2022 Oct 6, 2022 Specification of base45 encoding
• 5• 9• 0• 0• Updated Jun 15, 2022 Jun 15, 2022 Source for the draft-faltstrom-unicode11 internet draft
1• 0• 0• 0• Updated Jan 5, 2022 Jan 5, 2022 • • 46• 0• 0• 0• Updated Nov 15, 2021 Nov 15, 2021 Prometheus exporter for IPsec metrics.
• • 38• 1• 0• 0• Updated Apr 28, 2021 Apr 28, 2021 An RFC5297-compliant C implementation of AES-SIV
• • 10• 0• 0• 0• Updated Mar 14, 2021 Mar 14, 2021 A modified version of Python with support for the SSL_export_keying_material function. This function is neccesary to be able to implement the NTS protocol in Python.
• • 30k• 0• 0• 0• Updated Mar 14, 2021 Mar 14, 2021 Enhanced software for the GRA & AFCH NIXIE tube clock
• • 0• 0• 0• 0• Updated May 24, 2020 May 24, 2020 Parse OpenVPN status logs in Python
• • 31• 0• 0• 0• Updated May 5, 2020 May 5, 2020
You can’t perform that action at this time.