This repo contains an implementation of Axi4 lite interface on system verilog. Verilator and Vivado tools are used .
-
Updated
May 4, 2024 - SystemVerilog
This repo contains an implementation of Axi4 lite interface on system verilog. Verilator and Vivado tools are used .
Synchronous and Asynchronous FIFO with AXI interface
Common SystemVerilog RTL modules for RgGen
AXI4 and AXI4-Lite interface definitions
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
Network on Chip Implementation written in SytemVerilog
VeeR EL2 Core
VeeR EH1 core
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Add a description, image, and links to the axi4 topic page so that developers can more easily learn about it.
To associate your repository with the axi4 topic, visit your repo's landing page and select "manage topics."