chisel
Here are 75 public repositories matching this topic...
Open-source high-performance RISC-V processor
-
Updated
Jul 20, 2024 - Scala
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
Updated
Jul 20, 2024 - Scala
SonicBOOM: The Berkeley Out-of-Order Machine
-
Updated
Jul 12, 2024 - Scala
The batteries-included testing and formal verification library for Chisel-based RTL designs.
-
Updated
Jul 12, 2024 - Scala
Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
-
Updated
Jan 23, 2020 - Scala
A Chisel RTL generator for network-on-chip interconnects
-
Updated
Jun 25, 2024 - Scala
A dynamic verification library for Chisel.
-
Updated
Jun 6, 2024 - Scala
Network components (NIC, Switch) for FireBox
-
Updated
Jun 25, 2024 - Scala
Provides dot visualizations of chisel/firrtl circuits
-
Updated
Apr 14, 2023 - Scala
100 Days of CHISEL inspired by 100DaysOfRTL
-
Updated
Oct 31, 2023 - Scala
Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"
-
Updated
Jul 30, 2019 - Scala
A fault-injection framework using Chisel and FIRRTL
-
Updated
Feb 1, 2023 - Scala
Improve this page
Add a description, image, and links to the chisel topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the chisel topic, visit your repo's landing page and select "manage topics."