fusesoc
Here are 30 public repositories matching this topic...
Yet another attempt at bazel rules for fusesoc. This one relies on a hermetic installation of fusesoc and edalize, and not a containerized build. See https://github.com/filmil/bazel_rules_fusesoc for that other bit.
-
Updated
Jun 28, 2024 - Starlark
A simple SHA-256 implementation in VHDL and Verilog, simulated using a basic UVM testbench.
-
Updated
Oct 23, 2022 - Verilog
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
-
Updated
Aug 2, 2023 - Makefile
NES Controller Interface written in Verilog-2005
-
Updated
Mar 18, 2024 - Verilog
Find first set operation in Verilog-2001 with logarithmic complexity.
-
Updated
Nov 1, 2021 - Verilog
A quick SPI BFM to assist in SPI device testing and development
-
Updated
Jan 15, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the fusesoc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fusesoc topic, visit your repo's landing page and select "manage topics."