Physical Design Verification Engineer(5559)
Overview Of Role
As a Physical Design Verification Engineer, you will be responsible for the Design Rule Check, Layout vs. Schematic checking and fix all PDV/EMIR/Noise/SigEM violations and errors. You may also do customization and implementation of top clocks and implement timing ECOs on high performance blocks. You will be reporting to Senior Manager of Advanced Chip implementation team at its San Jose Design Center, California and joining a team of engineers dedicated to pushing the envelope for the world’s leading semiconductor company. We are currently operating in a hybrid work schedule with 3 days in office.
Responsibilities
As a trusted technology and capacity provider, TSMC is driven by the desire to be:
Diversity statement
TSMC Technology, Inc. is committed to employing a diverse workforce and provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, or any other characteristic protected by applicable law.
TSMC is an equal opportunity employer prizing diversity and inclusion. We are committed to treating all employees and applicants for employment with respect and dignity. If you require reasonable accommodation due to a disability during the application or the recruiting process, please feel free to notify us at G_Accomodations@tsmc.com . TSMC confirms to all applicants its commitment to meet TSMC’s obligations under applicable employment law. Reasonable accommodations will be determined on a case-by-case basis.
For positions requiring access to technical data subject to export control regulations, including Export Administration Regulations, TSMC Technology, Inc. may have to obtain export licensing approval from the U.S. Government for certain individuals. All employment is contingent upon TSMC Technology, Inc. obtaining any export license or other approval that may be required by the U.S. Government.
Pay Transparency Statement
At TSMC, your base pay is only part of your overall total compensation package. At the time of this posting, this role typically pays a base salary between $88,000 and $130,000. The range displayed reflects the minimum and maximum target for new hires. Actual pay may be more or less than the posted range. Factors that influence pay include the individual's skills, qualifications, education, experience and the position level and location.
TSMC’s total compensation package consists of market competitive pay, allowances, bonuses and comprehensive benefits. We also offer extensive development opportunities and programs.
As a Physical Design Verification Engineer, you will be responsible for the Design Rule Check, Layout vs. Schematic checking and fix all PDV/EMIR/Noise/SigEM violations and errors. You may also do customization and implementation of top clocks and implement timing ECOs on high performance blocks. You will be reporting to Senior Manager of Advanced Chip implementation team at its San Jose Design Center, California and joining a team of engineers dedicated to pushing the envelope for the world’s leading semiconductor company. We are currently operating in a hybrid work schedule with 3 days in office.
Responsibilities
- DRC/LVS/ERC/ANTENNA analysis and clean up
- Floorplan analysis and congestion solution
- Power IR/EM analysis and fix
- Signal EM/Noise analysis and fix
- Physical verification sign off
- Implement ECOs for timing closure
- Customized Clock tree structure
- May also perform floorplan, place and route
- Master’s degree in Electrical Engineering or Computer Science (Fresh graduate student with limited or no industry experience is welcome to apply).
- In depth knowledge of hardware design courses including VLSI design, digital integrated circuits, logic design, design for testing, computer architecture, and digital design automation.
- Experiences in research projects or internship related to RTL coding, digital design and testing, physical implementation or design verification.
- In depth knowledge of major EDA tools/design flows
- Experience in Perl/TCL language programming
- Ability to work regularly at a Customer site in the South Bay area
- TSMC N16 and below technology
- Chip level integration, and wire editing
- Low-power implementation methodology
- Able to independently complete Netlist-GDS P&R, signoff task
- Experience in block level implementation or chip integration and signoff
As a trusted technology and capacity provider, TSMC is driven by the desire to be:
- The world’s leading dedicated semiconductor foundry
- The technology leader with a strong reputation for manufacturing excellence
- Advancing semiconductor manufacturing innovations to enable the future of technology
Diversity statement
TSMC Technology, Inc. is committed to employing a diverse workforce and provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, or any other characteristic protected by applicable law.
TSMC is an equal opportunity employer prizing diversity and inclusion. We are committed to treating all employees and applicants for employment with respect and dignity. If you require reasonable accommodation due to a disability during the application or the recruiting process, please feel free to notify us at G_Accomodations@tsmc.com . TSMC confirms to all applicants its commitment to meet TSMC’s obligations under applicable employment law. Reasonable accommodations will be determined on a case-by-case basis.
For positions requiring access to technical data subject to export control regulations, including Export Administration Regulations, TSMC Technology, Inc. may have to obtain export licensing approval from the U.S. Government for certain individuals. All employment is contingent upon TSMC Technology, Inc. obtaining any export license or other approval that may be required by the U.S. Government.
Pay Transparency Statement
At TSMC, your base pay is only part of your overall total compensation package. At the time of this posting, this role typically pays a base salary between $88,000 and $130,000. The range displayed reflects the minimum and maximum target for new hires. Actual pay may be more or less than the posted range. Factors that influence pay include the individual's skills, qualifications, education, experience and the position level and location.
TSMC’s total compensation package consists of market competitive pay, allowances, bonuses and comprehensive benefits. We also offer extensive development opportunities and programs.
-
Seniority level
Entry level -
Employment type
Full-time -
Job function
Engineering and Information Technology -
Industries
Semiconductor Manufacturing
Referrals increase your chances of interviewing at TSMC by 2x
See who you knowGet notified about new Design Verification Engineer jobs in San Jose, CA.
Sign in to create job alertSimilar jobs
People also viewed
-
Electrical Engineer
Electrical Engineer
-
Transmission and Distribution Electrical Engineer
Transmission and Distribution Electrical Engineer
-
Electrical Electronic Engineer
Electrical Electronic Engineer
-
Junior Electrical Engineer
Junior Electrical Engineer
-
Entry to Junior Level Electrical Engineer
Entry to Junior Level Electrical Engineer
-
Electrical Engineer
Electrical Engineer
-
Electrical Designers and Engineers
Electrical Designers and Engineers
-
Electrical Engineer
Electrical Engineer
-
Electrical Design Engineer
Electrical Design Engineer
-
Electrical Engineer
Electrical Engineer
Looking for a job?
Visit the Career Advice Hub to see tips on interviewing and resume writing.
View Career Advice Hub