Jayaprakash Yangal’s Post

Open Positions

Join Mobiveil Technologies (India) (A GlobalLogic India Company) - Shaping the Future of #VLSI Technology! Are you passionate about #semiconductor #design and ready to make an impact? Mobiveil Technologies (India), a pioneer in VLSI solutions, is actively hiring talented professionals to join our team in #Bengaluru. We have exciting opportunities in various domains: 1. #Validation: Skills: #CAD #Automation (#PDK, #IO_Characterization) Experience: 3+ years 2. #Emulation: Skills: #Emulation (#Palladium, #Scripting, #SV, #UVM) Experience: 2+ years 3. #HAPS: Skills: #HAPS and #Validation Experience: 3+ years 4. #RTL: Skills: RTL (#CDC, #Lint) Experience: 3+ / 5+ years 5. #Design_Verification (#DV): Skills: Verification (#SV, #UVM, #PCIE, #ARM #CPU based subsystem, #C Based) Experience: 3+ / 5+ / 7+ years 6. #DFT (#Design_for_Testability): Skills: DFT Experience: 3+ years 7. #Static_Timing_Analysis (#STA): Skills: STA Experience: 3+ years 8. #Analog_Design: Skills: Analog Design (Cadence, Virtuoso, UVM) Experience: 3+ years 9. #AMS (#Analog_Mixed_Signal): Skills: AMS Verification Experience: 3+ years 10. #PD (#Physical_Design): Skills: Physical Design Experience: 3+ / 5+ years 11. #Layout: Skills: Memory Layout Experience: 3+ / 5+ years 12. #STD_Cell: Skills: Standard Cell Layout Experience: 4+ years 13. #Post_silicon_Validation : Skills: PSV Experience: 5+ years 14. #Synthesis: Skills: #Design #Implementation Experience: 5+ years 15. #PV (#Physical_Verification): Skills: Physical Verification Experience: 5+ years 16. #CAD - #IP: Skills: CAD - IP (GIT, Standard Cell Library, IO Validation) Experience: 3+ / 5+ years 17. #AL (#Analog_Layout): Skills: Analog Layout Experience: 3 to 6+ years 18. #RTL_Design Skills: RTL Design (#Wireless #4G / #5G) - Lead Experience: 8+ years Join us in driving innovation and pushing boundaries in the #semiconductor industry. Interested candidates, please share your resumes with us at shaikh.mustha@mobiveil.co.in #MobiveilTechnologies #VLSI #Semiconductor #HiringNow #BengaluruJobs #TechCareers #Innovation #JoinOurTeam #jobs2024 Gowtham Pandillapalli Balachowdaiah P. Keerthi Kotha Ambika V Mohan TN Dhiraj Kumar Bokade Vikash Mishra Ruptuli Saha YADU KRISHNAN

Route map for VLSI engineer VLSI engineers can hold various positions within the semiconductor industry, each with specific roles and responsibilities. Some common positions include: 1. VLSI Design Engineer: Responsible for designing and implementing digital or analog circuits using hardware description languages (HDLs) like Verilog or VHDL. 2. Physical Design Engineer: Focuses on the physical implementation of the chip, including floor planning, placement, routing, and timing closure. 3. Verification Engineer: Ensures that the designed chip functions correctly by creating testbenches, running simulations, and debugging potential issues. 4. Analog/Mixed-Signal Design Engineer: Specializes in designing circuits that integrate both analog and digital components, often found in systems-on-chip (SoCs). 5. RTL Engineer: Works on the Register Transfer Level (RTL) description of the design, which acts as a bridge between high-level design and physical implementation. 6. FPGA Engineer: Designs and implements digital circuits on Field-Programmable Gate Arrays (FPGAs) for prototyping or specialized applications. 7. DFT Engineer (Design for Testability): Focuses on designing chips with built-in test structures to ensure effective testing and fault detection during manufacturing. 8. CAD Engineer: Develops and maintains the design automation tools and flows used by VLSI designers for efficient chip development. 9. Applications Engineer: Supports customers by understanding their requirements and assisting them in using VLSI chips effectively in their applications. These are just a few examples, and the roles and job titles in the semiconductor industry can vary across different companies and projects. VLSI engineers play a crucial role in the development of integrated circuits and are involved in various stages of chip design, verification, and production. The Diagram below shows a different position based on different levels. #semiconductor #semiconductorjobs #vlsi #vlsicareer #asic #physicaldesign #vlsijobs #vlsicareer #vlsijobseekers

We are hiring Technical Manager for one of a leading MNC company. Inbox your profile to hr@ezeu.in Technical Manager – Chip Design Front End Job Overview: As a Frontend Technical Manager specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the front-end stages of integrated circuit development. This role requires a strong technical background in digital design, verification, synthesis, power management, DFT, and exceptional project management skills. Additionally, you will oversee product support activities for both Pre-production and Post-production stages, ensuring the successful initiation, development, and sustainment of semiconductor designs. Qualifications: Masters in VLSI design from reputed universities like IIT/NIT with background in Bachelors in Electronics and Communication, or a related field. 10+ years of experience in the field of semiconductor chip design. Proven experience in project management, with a focus on the front-end stages of semiconductor chip design. Strong technical background in digital design, verification, and synthesis. Excellent leadership and communication skills. Familiarity with project management tools and methodologies. Preferred Skills: Project Management Professional (PMP) certification is a plus. Experience with Electronic Design Automation (EDA) tools specific to front-end design. Knowledge of industry standards and best practices in semiconductor front-end design. Familiarity with Agile methodologies. RTL Design and DFT Integration : Oversee the development and optimization of Register Transfer Level (RTL) code using hardware description languages (HDLs) such as Verilog or VHDL. Integrate Design for Testability (DFT) techniques into the RTL design phase, ensuring efficient test coverage for manufacturing testability. Collaborate with DFT engineers to implement scan chains, built-in self-test (BIST), and other DFT structures in the RTL code. RTL Manipulation for DFT : Lead RTL manipulation efforts to enhance DFT capabilities, ensuring observability and controllability of internal signals for testing. RTL Coding Guidelines and Code Review : Digital Verification: Oversee functional verification methodologies, including SystemVerilog and Universal Verification Methodology (UVM). ensuring consistency between the RTL description and the synthesized netlist. Conduct Multi-Voltage Domain verification rent voltage domains in the system-level design. Power Estimation and Optimization : Utilize PrimePower for accurate power estimation at different stages of the design. Develop and implement strategies for reducing power dissipation, considering techniques such as clock gating, power gating, and voltage scaling. functionality. Clock Domain Crossing (CDC): Product Support for Pre-production : #semiconductor #chipdesign #circuitdevelopment #integratedcircuit #physicaldesign #semiconductorjobs #synthesis #dft #powerintegrity #iit #nit

Hi Buddy😎 we are looking for physical design engineer with strong RTL2GDS skills.(location for #bangalore /#hyderabad /#noida ) Roles & Responsibilities defined below: 1. #sta / Synthesis (Static Timing Analysis): Perform static timing analysis to ensure the design meets the specified timing constraints. Work closely with the design team to identify and resolve timing issues. Optimize the design for performance and power efficiency. SDC constraints development & clean -up . 2. #pnr (#placement and #router ): Execute place and route activities to achieve optimal physical implementation of the ASIC. Collaborate with the physical design team to address floor planning, placement, and routing challenges. Drive physical optimization techniques for area, power, and performance. Should have descriptive knowledge on signoff & ECO generation. 3. #asic Design: Contribute to the overall ASIC design flow from RTL to GDSII. Work on complex design challenges and propose innovative solutions. Collaborate with cross-functional teams, including RTL designers and verification engineers. 4.#methodology and #tool Development: Stay abreast of the latest advancements in physical design methodologies and tools. Contribute to the development and improvement of physical design methodologies. #pnr #pv #innovación #job #emir #synthesis #tessolve

In VLSI verification is a crucial process to ensure that a chip's design meets its intended functionality and correctness. There are several types of verification techniques used in VLSI design. The main types of verification in VLSI include: part 2 #day4  6️⃣ **Timing Verification:** ⏲ This type of verification focuses on the correct timing operation of the design, including clock domain crossing analysis, setup and hold time violations, and clock tree verification. 7️⃣ . **Power Verification:** 🔌 Power analysis and verification are essential to ensure the design's power consumption adheres to the specifications and that there are no power-related issues like power grid integrity or excessive power dissipation. 8️⃣ . **Physical Verification:** 💽 Physical verification ensures that the layout adheres to the manufacturing rules and guidelines, avoiding issues like design rule violations (DRC) and layout vs. schematic (LVS) mismatches. 9️⃣ . **Assertions-Based Verification:** 🔎 Involves using formal or simulation-based techniques to specify and check properties or assertions that should hold true during the operation of the chip design. 🔟 . **Coverage-Driven Verification:** ⁉ This approach involves using metrics and coverage analysis to ensure that a sufficient number of test cases have been executed to cover different parts of the design and verify its correctness comprehensively. #100daysofrtl #100daysofcodechallenge #100daysoflearning VeriFast Technologies#harshad_bhakhar #verificationengineer #vlsi #vlsicareer #dvjob #careers #future #india #innovation #management #humanresources #technology #creativity #future #entrepreneurship #motivation#verification #uvm #systemverilog #verilog #verilogcoding #VLSIVerification #ASICDesign #HardwareVerification #FunctionalVerification #systemverilog  #UVM #EDA #DigitalDesign #VerificationEngineer #VerificationMethodology #harshad_bhakhar #semiconindia2023

GLS can be avoided!! Do you agree with this argument? While the argument proposes that GLS can be avoided in select situations, drawing on my extensive experience in the VLSI domain—encompassing functions such as IP, Subsystem, Test Chip, ASIC, and SoC—I would emphasize that completely avoiding GLS is rare. It may be considered in specific cases where robust static tools and formal methods adequately validate the RTL and Netlist transformations, coupled with thorough timing analysis. However, personally, I do not recommend avoiding GLS altogether. Neglecting it can lead to catastrophic consequences for chip design and manufacturing. For those new to Design Verification, I recommend referring to my previous article for a comprehensive understanding of fundamental verification concepts such as RTL Simulations, Gate-level Simulations, Formal Verification, Mixed-signal Verification, Analog Modeling, SV UVM, various methodologies, Emulation, and the challenges encountered in the verification process. https://lnkd.in/gbXBzFbU Briefly about me: I have worked for renowned companies like Intel Corporation, Texas Instruments, PMC-Sierra is now Microsemi, Samsung Semiconductor, and Renesas Electronics, in roles as a third-party consultant or in permanent positions. Throughout my extensive career, I've been a dedicated Verification Engineer committed to uplifting chip quality. #verification #rtldesign #rtl #gls #formalverification #mixedsignal #analog #emulation #leadership #growth #chipdesign #semiconductor #techcommunity #tech #recruitment #skillsdevelopment #attitude #quality #artificialintelligence #automation

Hello Everyone!! 𝐈𝐧𝐜𝐢𝐬𝐞 𝐈𝐧𝐟𝐨𝐭𝐞𝐜𝐡 𝐏𝐫𝐢𝐯𝐚𝐭𝐞 𝐋𝐢𝐦𝐢𝐭𝐞𝐝 is #hiring Trained #RTL_Design 𝐄𝐧𝐠𝐢𝐧𝐞𝐞𝐫 for #Noida Location!! #Interested ping me or share resume or references gayatri.barik@incise.in Skills Required: *Btech / Mtech passout *Trained in RTL Design *Good knowledge in skills like Digital Electronics and Verilog. *Good communication skills #rtldesign #rtl #digitalelectronics #verilog #designengineer

Hiring Design Verification Engineer Years of experience: 6 to 15 years Area of expertise: System Verilog and UVM, PCIe, Ethernet Positions: Senior Project Engineer's to Tech Lead Locations: Bangalore, Hyderabad and Ahmedabad #bengaluru #bengalurujobs #hyderabad #hyderabadjobs #ahmedabad · BE/ B.Tech/ Master degree in Electrical Engineering or Computer Science · 6+ years of experience in pre-silicon RTL Verification /IP Verification / SOC verification · Strong knowledge of System Verilog and working knowledge of recent verification methodologies (UVM) Domain expertise in one or more of the following areas 1. System-on-a-chip verification with multiple CPUs and fixed function units with AXI or NOC interconnects 2. Verification of embedded CPUs such as ARM, Tensilica, MIPS CPUs and interconnect subsystem through C/Assembly language tests 3. Verification of industry standard serial interfaces such as MIPI, USB, PCIe using industry standard VIP components. 4. Ethernet Packet Processors, buffer managers, DMA engines etc.... 5. PHY layer verification of serial interfaces such as Ethernet, PCIe, USB etc. 6. Solid Linux environment skills including the use of Perl, Python or TCL to write/debug CAD tool scripts. #rtlverification #socverification #ipverification #presiliconverification #uvm #systemverilog #pcie #ethernet #arm #rtl #buffer #dma #mips #presilicon #chipverification #designverification