- 🔭 I’m currently working as Assistant Project Manager at IIT Bombay
- 🌱 I’m currently pursuing M. Tech. at Industrial Engineering & Operations Research, IITB
- 👯 I’m looking to collaborate on Electrical Engineering challenges!
- 🤔 I’m looking for help with Optimization ML problems
- 💬 Ask me about Automation, Optimization, Routing, VLSI, Electronics Devices and Circuits
- 📫 How to reach me: Email, LinkedIn
- 😄 Pronouns: He
- ⚡ Fun fact: I am a great entertainer!
Assist. Project Manager, IIT Bombay | M. Tech. IEOR, IITB | Electronics Engineer, Mumbai University | Interests in VLSI, Optimization, etc.
-
IIT Bombay
- Mumbai, India
- in/sumanto-kar-0424391a9
Highlights
Block or Report
Block or report Eyantra698Sumanto
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
FOSSEE/eSim
FOSSEE/eSim PublicThis repository contain source code for new flow of FreeEDA now know as eSim
-
-
The-OpenROAD-Project/OpenLane
The-OpenROAD-Project/OpenLane PublicOpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
-
vyomasystems-lab/riscv-ctb-challenge-Eyantra698Sumanto
vyomasystems-lab/riscv-ctb-challenge-Eyantra698Sumanto Publicriscv-ctb-challenge-Eyantra698Sumanto created by GitHub Classroom
C 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.