Skip to content
View MaxDesiatov's full-sized avatar
🇺🇦
#StandWithUkraine
🇺🇦
#StandWithUkraine

Organizations

@apple @swift-server
Block or Report

Block or report MaxDesiatov

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

Showing results

Homomorphic Encryption library and applications in Swift

Swift 23 2 Updated Jul 16, 2024

SERV - The SErial RISC-V CPU

Verilog 1,334 178 Updated Jul 6, 2024

Streaming replication for SQLite.

Go 10,393 233 Updated Apr 20, 2024

Download an entire website from the Wayback Machine.

Ruby 5,173 678 Updated Feb 8, 2024

Asynchronous and concurrent computations in Idris2

Idris 12 Updated Jun 23, 2024

A dynamic method for detecting faults in incremental and parallel builds.

OCaml 15 2 Updated Jul 27, 2022

Build smaller, faster, and more secure desktop applications with a web frontend.

Rust 79,914 2,371 Updated Jul 17, 2024

A SQLite extension for efficient vector search, based on Faiss!

C++ 1,602 59 Updated May 5, 2024

Work-in-progress vector search SQLite extension that runs anywhere.

C 1,065 19 Updated Jul 17, 2024

Truly independent web browser

C++ 12,637 504 Updated Jul 17, 2024

Examples of Swift for WebAssembly

Swift 5 Updated May 16, 2024
Rust 161 7 Updated Jun 27, 2024

A Language Server implementation for the WIT interface definition language

Rust 8 Updated May 10, 2024

Frontend Swift web framework

Swift 16 Updated Jul 15, 2024

A Linux-capable RISC-V multicore for and by the world

SystemVerilog 572 180 Updated Jul 17, 2024

A Swift implementation of AMQP 0.9.1 protocol: decoder + encoder and non-blocking client

Swift 41 8 Updated Jun 20, 2024

A Powerful DSP Library in C++

C++ 844 133 Updated Apr 19, 2024

Virtual implementations of WASI APIs

Rust 107 14 Updated Jul 3, 2024

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 6,706 500 Updated Jun 14, 2024

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 719 80 Updated Jun 21, 2024

Easily document cables and wiring harnesses.

Python 4,233 218 Updated Jul 15, 2024

Dim, a media manager fueled by dark forces.

Rust 3,740 153 Updated May 8, 2024

VS Code extension

TypeScript 3 1 Updated Dec 8, 2021

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,168 654 Updated Jul 17, 2024

The Dagre layout for DAGs and trees for Cytoscape.js

JavaScript 242 82 Updated May 23, 2024

Notes manager for macOS/iOS

Swift 6,194 456 Updated Jul 14, 2024

Swift Package For TI BQ25703A I2C User-Space Driver

Swift 1 Updated Apr 4, 2024

Highfield's Inmos T414 transputer emulator to run the Inmos Occam 2 Toolset.

C 32 5 Updated Jul 10, 2023

Raspberry Pi Pico Transputer Emulator

Makefile 35 6 Updated Jun 6, 2023
Next