Skip to content
View loykylewong's full-sized avatar
Block or Report

Block or report loykylewong

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A Chisel RTL generator for network-on-chip interconnects

Scala 156 22 Updated Jun 25, 2024

OpenSoC Fabric - A Network-On-Chip Generator

Scala 154 61 Updated Jun 18, 2020

《电子系统设计-基础和测量系统篇》理论计算用Mathematica代码

Mathematica 5 Updated Jul 22, 2023

A single .h, easy to use command line options/args parser, with option status checking, default value, clamping and kinds of value type.

C++ 1 Updated Feb 20, 2023

JSON for Modern C++

C++ 41,513 6,589 Updated Jul 9, 2024

《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).

SystemVerilog 120 27 Updated May 23, 2024

Digital timing diagram editor

JavaScript 899 156 Updated Jul 2, 2024

This is the Matlab realization of Polar Decoders, including CA-SCL, Fast CA-SCL and BP decoder.

MATLAB 135 66 Updated Nov 8, 2019

ViduSDK (OkuloSDK has been renamed to ViduSDK since v1.3)

C++ 26 4 Updated Jul 9, 2024

serialize/deserialize struct to/from json like c-type string

C++ 2 Updated Apr 9, 2022

A very easy to use math lib.

C++ 2 Updated Jan 25, 2023

Firmware for NanoVNA, NanoVNA-H, NanoVNA-H4. Support SD Card, external Serial connection, fast measure, fast exchange vs CPU

C 276 63 Updated Jul 11, 2024