Skip to content

niels747/Logic_Sim

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Logic sim

This projects objective is to produce a visually pleasing and interactive simulation of logical circuits, from very simple , to full computers.

It works using a grid based system where signals can only propagate 1 cell per timestep. Basic wire cells propagate signals in all 4 directions, while bridge cells allow vertical and horizontal signals to remain seperate. image

Logic gates with 1, 2 or 3 iputs can be used image

A 4-bit full adder using compact sum and carry gates, calculating 6 + 3 = 9

image

Compact vertical horizontal interconnects can be used to create compact decoders, such as BCD and 7 segment decoders image

#GUI

The custom gui used in this project is also being developed simultaneously. Eventually this gui could also replace dat.gui in 2D_weather_sandbox.

image