Skip to content

Pull requests: triSYCL/sycl

New pull request New
Clear current search query, filters, and sorts
8 Open 138 Closed
8 Open 138 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add AMD AIE1 CGRA support with ACAP++/AIE++ and ArchGenMLIR for FPGA
#237 by keryell was merged Nov 7, 2023 Loading…
[SYCL][AIE][CMAKE] Fix cmake without aie
#235 by Ralender was merged Aug 15, 2023 Loading…
1
[SYCL][AIE][DOC] Improve documentation
#234 by keryell was merged Dec 22, 2023 Loading…
3
[ArchGenMLIR][NFC] More typo fixes
#233 by keryell was merged Aug 15, 2023 Loading…
Add ArchGenMLIR enhancement New feature or request
#231 by Ralender was merged Aug 14, 2023 Loading…
96
Add the compiler-side and tests of the SYCL-like AIE++ API
#230 by Ralender was merged Jul 26, 2023 Loading…
200
Last update for Vitis 2022.2
#229 by keryell was merged May 24, 2023 Loading…
doc : fix a missing link
#227 by Momellouky was merged Apr 25, 2023 Loading…
1
[SYCL][XRT] Add partial profilling support to pi_xrt
#226 by Ralender was merged May 23, 2023 Loading…
3
Documentation update for Vitis 2022.2
#225 by keryell was merged May 24, 2023 Loading…
2
Merge upstream
#223 by Ralender was merged Apr 6, 2023 Loading…
1
[SYCL][Vitis] Add support for running test without specific hardware features
#221 by Ralender was merged Feb 24, 2023 Loading…
4
[SYCL][Vitis] Fix parallel_for with kernel_param
#220 by Ralender was merged Feb 28, 2023 Loading…
5
PLRAM support
#218 by gogo2 was merged Jan 11, 2023 Loading…
@Ralender
12
Merge from upstream
#216 by Ralender was merged Jan 6, 2023 Loading…
2
Various updates in version targeting Vitis 2022.2 and multi-devices bug Something isn't working enhancement New feature or request
#215 by keryell was merged Jan 4, 2023 Loading…
Various updates in version targeting Vitis 2022.2 and multi-devices
#214 by keryell was merged Dec 21, 2022 Loading…
1
[SYCL][Driver] do not generate device (for FPGA) code with PIC
#213 by Ralender was merged Dec 20, 2022 Loading…
2
[SYCL][OpenCL] Select Intel or AMD/Xilinx FPGA
#210 by Ralender was merged Dec 20, 2022 Loading…
31
[SYCL][Vitis] Fix bug in memset lowering
#207 by Ralender was merged Dec 6, 2022 Loading…
1
Merge upstream
#205 by Ralender was merged Nov 17, 2022 Loading…
[SYCL][Vitis] Add sycl::ext::xilinx::annot to apply multiple annotations of the same loop.
#201 by Ralender was merged Nov 4, 2022 Loading…
9
[SYCL][XRT] Select XRT over OpenCL, stop destructing xrt::kernel
#200 by Ralender was merged Oct 21, 2022 Loading…
5
Bump minimist and mkdirp in /llvm/utils/vscode/llvm dependencies Pull requests that update a dependency file javascript Pull requests that update Javascript code
#199 by dependabot bot was closed Mar 3, 2023 Loading…
1
Update stable version from next branch
#198 by keryell was merged Oct 6, 2022 Loading…
ProTip! no:milestone will show everything without a milestone.