Questions tagged [fpga]
A Field-Programmable Gate Array (FPGA) is a logic chip consisting of an array of programmable logic blocks and interconnects that is configured by the customer after manufacturing—hence "field-programmable".
3,054
questions
0
votes
1
answer
21
views
Hardware driver compiling from Vitis for USRP devices of Ettus
I am new at sdr world. I am willing to work on sdr from ettus (E320) I know about uhd and its usage from gnuradio. However I dont want to use any oot application on my computer and I am not sure about ...
- 19
0
votes
0
answers
33
views
Latches Due to Asynchronous Load of a PISO Shift Register
What appears to be a simple problem raises a few questions regarding latches.
In trying to replicate a TI SN74HC165 PISO shift register within an iCE40UP FPGA, I've come up against a situation where a ...
- 1
-1
votes
0
answers
29
views
Feeding data stream to FPGA using PCIe [closed]
I am trying to use PCIe with ultrascale+ device and feed the fpga with data stream and send it to another device using PCIe over SFP+ optical cable. However, I don't know how to feed data to the fpga (...
0
votes
1
answer
46
views
32 bit Multiplication synthesis in Quartus in VHDL on cyclone V FPGA
I encountered a strange behavior while simulating my ALU. I designed a 32-bit ALU in VHDL to perform addition, subtraction, multiplication, division, OR, AND, and XOR operations. During simulation, ...
- 13
0
votes
1
answer
64
views
How AXI is implemented?
From what i understand AXI is interconnect standard, as far as i understand "interconnect" should be somthing like MUX allowing data pass from same port to different end-points.
Although i ...
- 95
0
votes
0
answers
44
views
Weird FSM behavior on the start only
I am a vhdl beginner working on this entity that goes through 256 12bits inputs alternating with even index inputs in "a_s" and odd ones in "b_s" and this 16 inputs at a time (8 in ...
0
votes
1
answer
70
views
FPGA direct coaxial output is not working
I am using a Zynq device and trying to create a coaxial output port. To achieve this, I first connected the output of the I/O port to an LED and verified that it works correctly by inputting it into ...
0
votes
1
answer
55
views
Lattice Diamond PLL Configuration for decimal output
I have been working on a Lattice FPGA to configure a 37.125MHz output for a 24MHz input clock... but the only way I have been able to accomplish getting this is with a 5% tolerance and a big ...
- 33
3
votes
3
answers
259
views
Using register after multiplier in the MACC
I am creating a design that must be portable across different tools: Xilinx Vivado, Intel Quartus, Microsemi Libero. The design uses multiplier followed by adder that accumulates the results from the ...
- 2,103
0
votes
1
answer
51
views
Resource consumption of Ettus USRP devices [closed]
I am desiring to work with one of the Ettus USRP devices. I want to learn about resource and power consumption of each default image files?
Is there any way to open the RFNoC designs on Vivado with ...
- 19
0
votes
1
answer
68
views
Finding the largest std_logic_vector in an array (VHDL)
I am trying to create an output layer classifier for a neural network that is implemented on FPGA (in VHDL). The classifier should simply return the array index that contains the largest ...
- 1,555
0
votes
1
answer
77
views
Yokogawa WT3000 don't boot
I have a Yokogawa WT3000 Power Analyzer which I was using with no problems and then I turned it off to take a break. An hour later, I tried to turn it on and I notice that it shows nothing on the ...
1
vote
1
answer
45
views
Creating entity/module containing IP from different vendors
In FPGA design often we need to instantiate vendor specific IP. This could be simple things like Block RAM and DSP. It could be more complex things like FPU IP. The 3rd party IP is directly ...
- 12k
1
vote
1
answer
46
views
Lattice FPGA - JTAG Programming 6Pin VS 10Pin
I'm using a Lattice MachXO3LF FPGA, specifically the LCMXO3LF-4300E-5MG121I, and I want program it using JTAG and the HW-USBN-2B programming cable from Lattice. In the Programming Cable Users Guide, ...
- 35
-1
votes
0
answers
42
views
Implementation of FSM system by board's Pmod does not send or receive any signal
I'm testing the ZedBoard development board featuring the Zynq-7000 system. I'm trying to implement a simple FSM circuit using Pmod as IO and breadboard implementation (push-buttons, LEDs, resistors).
...
