Skip to content
View AngeloJacobo's full-sized avatar
Block or Report

Block or report AngeloJacobo

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AngeloJacobo/README.md

Anurag's GitHub stats

Top Langs

Video demonstrations for most of my projects can be watched at my YouTube channel: ECE Upskill

Pinned Loading

  1. FPGA_Book_Experiments FPGA_Book_Experiments Public

    My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu

    Verilog 81 16

  2. FPGA_RealTime_and_Static_Sobel_Edge_Detection FPGA_RealTime_and_Static_Sobel_Edge_Detection Public

    Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images

    Verilog 37 4

  3. FPGA_SDRAM_Controller FPGA_SDRAM_Controller Public

    SDRAM controller optimized to a memory bandwidth of 316MB/s

    Verilog 24 3

  4. FPGA_OV7670_Camera_Interface FPGA_OV7670_Camera_Interface Public

    Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps

    Verilog 47 3

  5. ULX3S_FPGA_Camera_Streaming ULX3S_FPGA_Camera_Streaming Public

    Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board

    Verilog 18 1

  6. UberDDR3 UberDDR3 Public

    Opensource DDR3 Controller

    Verilog 133 19