Skip to content

Issues: chipsalliance/chisel

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
29 Open 80 Closed
29 Open 80 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

asUInt packing inconsistent for Bundles with type parameters bug
#4223 opened Jun 27, 2024 by maxbjurling
1
4
Modules with chisel3.experimental.Analog ports generate error using ChiselSim bug
#4202 opened Jun 21, 2024 by carlosedp
[Feature Request] Raise an error if a property path is not hierarchically underneath the same owning module from Chisel bug
#3939 opened Mar 15, 2024 by SpriteOvO
5
earlyLocalName calls instanceName bug
#3578 opened Oct 16, 2023 by debs-sifive
BoringUtils.bore does not work properly in when scope bug
#3523 opened Sep 7, 2023 by Tang-Haojin
@sequencer
7
Bad error message when calling .pad on a Bool bug
#3365 opened Jun 16, 2023 by jackkoenig
AutocloneType Stripping Hardware type? bug
#3289 opened May 18, 2023 by seldridge
1
Source Locators Are Absolute, but Missing Leading Slash bug
#3206 opened Apr 25, 2023 by seldridge
DataView of an Empty Module throws java.lang.IndexOutOfBoundsException bug
#3203 opened Apr 25, 2023 by seldridge
FlatIO Error for Function Generator Argument bug
#3177 opened Apr 12, 2023 by seldridge
Reflective naming will override the name given by naming plugin bug
#2554 opened Jun 1, 2022 by jackkoenig
1
Exception in thread "main" firrtl.FirrtlInternalException: No width: UnknownType bug
#2482 opened Apr 12, 2022 by dsw
3
Chisel 3.5.1 incorrectly warns on some Bundle traits bug
#2403 opened Feb 8, 2022 by jackkoenig
multidimensional arrays with ValidIO lead to incorrect inference of the direction bug
#2054 opened Jul 26, 2021 by sequencer
ChiselEnum: cannot use .asUInt.litValue to get the litValue bug feature request Feature New feature, will be included in release notes usability
#1871 opened Apr 21, 2021 by edwardcwang 3.5.0
2
Compatibility Chisel Top name error bug
#1862 opened Apr 13, 2021 by sequencer 3.6.0
RegInit errors when passed a Bundle Literal bug
#1787 opened Feb 18, 2021 by jackkoenig 3.4.x
3
Bad Error when calling .asUInt on empty Bundle bug
#1642 opened Oct 27, 2020 by jackkoenig
Mixing ChiselStage with ChirrtlEmitter does not work in 3.4.0-RC2 bug
#1592 opened Sep 18, 2020 by jackkoenig
Interval literal creation is inconsistent API Modification bug
#1507 opened Jul 7, 2020 by chick 3.5.0
@chick
3
Support $ in port names bug
#1391 opened Mar 28, 2020 by jackkoenig 3.3.x
Memory with write masks result in confusing layout and readmemh() behaviour bug
#1289 opened Dec 31, 2019 by antonblanchard
2
Make literal handling consistent and reliable for FixedPoint and Interval and others bug Feature New feature, will be included in release notes
#1272 opened Dec 10, 2019 by chick 3.3.0
@chick
Fill 0 returns type instead of value bug
#1230 opened Nov 6, 2019 by jackkoenig
2
BlackBox IOs have wrong directions sometimes bug
#1098 opened May 16, 2019 by grebe
1
ProTip! Mix and match filters to narrow down what you’re looking for.