-
Notifications
You must be signed in to change notification settings - Fork 577
Issues: chipsalliance/chisel
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Firtool error occurs when looking up parameters from a definition of a Module with reset
#4292
opened Jul 19, 2024 by
unlsycn
API for specifying customized transforms in ChiselStage (and dependencies?)
#4280
opened Jul 16, 2024 by
poemonsense
Pass Chisel information to firtool to generate debug information for the Tywaves project
#4015
opened Apr 19, 2024 by
rameloni
3 of 4 tasks
Mixed-masked/unmasked-port ReadSyncMem is generated incorrectly when "--repl-seq-mem"
#3278
opened May 14, 2023 by
zhutmost
ProTip!
Find all open issues with in progress development work with linked:pr.