This repo documents the learning of verilog HDL from various resources
| Folder | Description |
|---|---|
| Logic_Gates | Modelling Logic Equations using logic gates |
-
Notifications
You must be signed in to change notification settings - Fork 0
embedded-explorer/Verilog-Learning
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This repo documents the learning of verilog HDL from various resources
Resources
Stars
Watchers
Forks
Releases
No releases published