Skip to content
View embedded-explorer's full-sized avatar
24 followers · 18 following

Achievements

Achievement: Starstruck

Achievements

Achievement: Starstruck
Block or Report

Block or report embedded-explorer

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
embedded-explorer/README.md
  • 👋 Hi, This is Hrishikesh
  • 👀 VLSI Enthusiast
  • 🌱 Working on RTL design for FPGAs
  • 💞️ I’m looking to collaborate projects invloving RTL design using verilog

github stats Language stats

Pinned Loading

  1. Open-Source-RTL-Design Open-Source-RTL-Design Public

    This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop

    Verilog 29 7

  2. Verilog-Learning Verilog-Learning Public

    This repo documents the learning of verilog HDL from various resources

    Verilog 3

  3. System-Verilog-Learning System-Verilog-Learning Public

    System-Verilog Design Examples along with Complete Verification Environment

    SystemVerilog

  4. UART-Implementation UART-Implementation Public

    Documents implementation of UART Controller using System-Verilog and Testing using Arty-S7 FPGA

    SystemVerilog