FPGA | Digital Design | Verilog | VHDL
Block or Report
Block or report embedded-explorer
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse
Vedhant abrol
vedhant007
Hello, i am pursuing masters in technology from IIT Jammu in VLSI design specialization.
I am passionate about RTL desgin , synthesis and verification.
IIT Jammu JAMMU
Akhilesh Kumar P
akhileshkumarp
Frontend ASIC Engineer | System Verilog
Ex - Tata Elxsi - Automotive Embedded
Igor Antonijević
IgorAnton
Fourth year at School of Electrical Engineering in Belgrade | Module for Computer Engineering and Information Theory |
Belgrade
Dhruv Joshi
whodhruvjoshi
Currently a Final Year Undergraduate in ECE Domain. I am keenly interested in Digital IC Design, RTL Coding, and Design Verification,
Bhupender Kaushal
bhupender-kaushal
Research Scholar NIT Calicut
Deep Learning and Medical Imaging
INDIA
Abhishek Kumar K
code-locker
A highly motivated and results-oriented Embedded Software Engineer with experience in analysis, design, development, testing, and implementation of various embe
Freelancer Mangaluru
Jitendra Maurya
Jitendra7456
I’m a talent acquisition specialist with an interest in building the most effective workforces possible since 10 Years.
Arrcus Inc Bangalore
Dr. Shayan (Sean/Sansón) Taheri
shayan-taheri
Software Engineer, Computer Scientist. American Permanent Resident. SW Consultant at HonestRank LLC. Finance. Business. FinTech.
Erie, Pennsylvania
Shrivatsa Bhat
shrivatsabhat
I am an Enthusiastic programmer; always kind enough to take the challenges in this digital era.
Bachelor's in Electronics and Communication India