Skip to content

Issues: chipsalliance/chisel

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
306 Open 727 Closed
306 Open 727 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Remove implicit width truncation / Don't repeat Verilog's assignment issue in Chisel strict-semantics Proposals for stricter semantics
#1163 opened Aug 22, 2019 by schoeberl
49 👍 16
Expand APIs that support ChiselEnum
#1058 opened Mar 30, 2019 by jackkoenig
3 👍 9
feature: scala3 support
#2286 opened Dec 4, 2021 by borissmidt
5 👍 9
Real Verilog tables from Chisel Vecs
#983 opened Jan 12, 2019 by schoeberl
5 👍 8
Chisel Standard Library
#818 opened Apr 27, 2018 by ducky64 3.4.x
6 👍 8
[RFC] Tagged Unions
#927 opened Nov 5, 2018 by hngenc 3.X
4 👍 8
Fixed-Point type deprecation
#3161 opened Apr 5, 2023 by mvanbeirendonck
11 👍 4
ChiselSim improvements to close the gap to chiseltest
#4203 opened Jun 21, 2024 by carlosedp
6 tasks
👍 4
Make asUInt on Bundle Literals work outside of Builder context
#1830 opened Mar 23, 2021 by KasperHesse 3.5.0
@jackkoenig
1 👍 4
Better documentation of := vs <> good first issue An issue whose fix is simple. Perfect for a new developer wanting to get involved!
#2087 opened Aug 26, 2021 by mwachs5
49 👍 3
[RFC] New Testers Proposal API Modification Feature New feature, will be included in release notes Request For Comment
#725 opened Dec 6, 2017 by ducky64 3.3.0
54 👍 3
loadMemoryFromFile() should place readmemh() inline for better compatibility
#1293 opened Jan 3, 2020 by antonblanchard
1
@chick
18 👍 2
Feature Request: create a standard library for bus interfaces
#2133 opened Sep 23, 2021 by ekiwi
1 👍 2
Does chisel plan to support full-featured SVA?
#1508 opened Jul 8, 2020 by MichaelYuan89
👍 2
Request a DPI Intrinsic Module
#3678 opened Dec 6, 2023 by sequencer
👍 2
Support for two-cycle read latency on SRAMs feature request
#2316 opened Dec 21, 2021 by tymcauley
@jackkoenig
5 👍 2
Mem issues clock warnings for unclocked ports
#2427 opened Mar 3, 2022 by aswaterman
👍 2
API For Tagging Signals
#609 opened May 10, 2017 by jackkoenig 3.3.0
7 👍 2
Reading binary by loadMemoryFromFile() causes MalformedInputException
#1835 opened Mar 26, 2021 by learning-chip 3.5.0
👍 2
[RFC] Bits as full Types
#957 opened Dec 8, 2018 by schoeberl 3.X
3 👍 2
Allow subword assignment feature request
#1423 opened May 3, 2020 by xzores 3.X
4 👍 2
[RFC] Formalize support for IP-XACT Feature New feature, will be included in release notes release issue
#904 opened Oct 8, 2018 by chick 3.4.x
@chick
6 👍 2
DontCare does not support Clocks bug code improvement feature request Feature New feature, will be included in release notes
#803 opened Mar 28, 2018 by colinschmidt 3.4.x
@jackkoenig
3 👍 1
[RFC] More Consistent Notion of "Infinite Width" Values API Modification feature request help wanted Request For Comment
#867 opened Jul 31, 2018 by jackkoenig 3.4.x
2 👍 1
Memory with write masks result in confusing layout and readmemh() behaviour bug
#1289 opened Dec 31, 2019 by antonblanchard
2 👍 1
ProTip! Exclude everything labeled bug with -label:bug.