Skip to content

Issues: chipsalliance/chisel

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

306 Open 727 Closed
306 Open 727 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Broken Links on Chisel-Lang.org docs good first issue An issue whose fix is simple. Perfect for a new developer wanting to get involved!
#3317 opened Jun 1, 2023 by mmaloney-sf
Enable more fine-grained customization of svsim Backends svsim Targets the svsim project
#3312 opened May 31, 2023 by GeorgeLyon
How about multi-thread elaboration of modules?
#3311 opened May 31, 2023 by davidmlw
Unable to build chisel in Builder.scala : object BuildInfo is not a member of package chisel3
#3305 opened May 30, 2023 by fangrouli
MixedVecInit should handle signals with bi-directions like VecInit
#3296 opened May 23, 2023 by zhutmost
1
AutocloneType Stripping Hardware type? bug
#3289 opened May 18, 2023 by seldridge
1
Mixed-masked/unmasked-port ReadSyncMem is generated incorrectly when "--repl-seq-mem"
#3278 opened May 14, 2023 by zhutmost
8
Don't duplicate code if tapping/boring the same thing twice
#3275 opened May 11, 2023 by debs-sifive
1
Adding a flag to circt.stage.ChiselStage.emitFIRRTL which presents the pre-optimized FIRRTL rather than the (post-) optimized FIRRTL
#3236 opened May 3, 2023 by mmaloney-sf
4
(Optionally?) Add FIRRTL Pretty Printing
#3219 opened Apr 26, 2023 by seldridge
1
Move Mem integration tests into its own Spec
#3211 opened Apr 25, 2023 by jared-barocsi
Source Locators Are Absolute, but Missing Leading Slash bug
#3206 opened Apr 25, 2023 by seldridge
DataView of an Empty Module throws java.lang.IndexOutOfBoundsException bug
#3203 opened Apr 25, 2023 by seldridge
FlatIO Error for Function Generator Argument bug
#3177 opened Apr 12, 2023 by seldridge
Add Structural Memory APIs
#3162 opened Apr 5, 2023 by seldridge
@sequencer @jared-barocsi
4
Fixed-Point type deprecation
#3161 opened Apr 5, 2023 by mvanbeirendonck
11
Structured assert and $finish detection in svsim svsim Targets the svsim project
#3151 opened Mar 31, 2023 by GeorgeLyon
Add trace functionality to make-replay svsim Targets the svsim project
#3150 opened Mar 31, 2023 by GeorgeLyon
Support deduplication of modules where an output is being used as a source in BoringUtils.bore()
#3118 opened Mar 19, 2023 by oharboe
2
Memory Intrinsic API
#3112 opened Mar 18, 2023 by sequencer
4
Make "dead".S work to generate a signed number
#3100 opened Mar 16, 2023 by mwachs5
[info] Running CIRCT: 'firtool ...' is not a command that can be copied and pasted locally to iterate quickly
#3086 opened Mar 14, 2023 by oharboe
1
A name followed by the same name with an trailing underscore results in java.lang.NumberFormatException
#3084 opened Mar 12, 2023 by sterin
3
InjectAspect issues when work with Mem
#3074 opened Mar 9, 2023 by midnighter95
Lock firtool version to chisel-circt version
#3053 opened Mar 2, 2023 by seldridge
ProTip! Type g i on any issue or pull request to go back to the issue listing page.