-
Notifications
You must be signed in to change notification settings - Fork 577
Issues: chipsalliance/chisel
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[RFC] Formalize support for IP-XACT
Feature
New feature, will be included in release notes
release issue
DontCare does not support Clocks
bug
code improvement
feature request
Feature
New feature, will be included in release notes
[RFC] What does it mean to be a Bundle?
API Modification
Feature
New feature, will be included in release notes
Request For Comment
Support for system verilog interfaces in BlackBox modules
Feature
New feature, will be included in release notes
[RFC] New Testers Proposal
API Modification
Feature
New feature, will be included in release notes
Request For Comment
Source info support for libraries is something that needs more thought and discussion.
feature request
Feature
New feature, will be included in release notes
Vec of Module IO strips directions and can connect to Bundle with different directions
Challenge Issue
A nice-to-have but difficult to implement
feature request
Analog type does not allow static addressing of sub-wires
feature request
Feature
New feature, will be included in release notes
"Default Block" / more than one match per line for switch statement
API Modification
Challenge Issue
A nice-to-have but difficult to implement
feature request
Feature
New feature, will be included in release notes
ProTip!
Follow long discussions with comments:>50.